MIBs list

ssCpuRawInterrupt

ss Cpu Raw Interrupt
1.3.6.1.4.1.2021.11.56

The number of 'ticks' (typically 1/100s) spent processing hardware interrupts. This object will not be implemented on hosts where the underlying operating system does not measure this particular CPU metric. On a multi-processor system, the 'ssCpuRaw*' counters are cumulative over all CPUs, so their sum will typically be N*100 (for N processors).

Back to UCD-SNMP-MIB MIB page.

MIBs list